Over NT48K
Non-Chinese Speaking
Large Corporation
Seniority Level
Language Skill
Salary
Remote Work
Hourly Wage
Daily Wage
Monthly Salary
Annual Salary
Reset Conditions
Senior Software Engineer, Camera Imaging
Google_美商科高國際有限公司
新北市板橋區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor’s degree or equivalent practical experience.
• 5 years of experience with software development in one or more programming languages.
• 5 years of experience in one or more image algorithm optimization in Neon, Graphics Processing Unit (GPU), TPU, etc.
• 3 years of experience with full-stack development, like C or C++ programming, clean architecture and clean code.
• 3 Years of experience in image processing, computer vision algorithm design development.
Preferred qualifications:
• Master's degree or PhD in Computer Science or a related technical field.
• Experience in developing accessible technologies.
• Experience in compiler, or graphics.
• Experience in embedded system software development.
About the job
Google's software engineers develop the next-generation technologies that change how billions of users connect, explore, and interact with information and one another. Our products need to handle information at massive scale, and extend well beyond web search. We're looking for engineers who bring fresh ideas from all areas, including information retrieval, distributed computing, large-scale system design, networking and data storage, security, artificial intelligence, natural language processing, UI design and mobile; the list goes on and is growing every day. As a software engineer, you will work on a specific project critical to Google’s needs with opportunities to switch teams and projects as you and our fast-paced business grow and evolve. We need our engineers to be versatile, display leadership qualities and be enthusiastic to take on new problems across the full-stack as we continue to push technology forward. Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.
Responsibilities
• Review code developed by other developers and provide feedback to ensure best practices (e.g., style guidelines, checking code in, accuracy, testability, and efficiency).
• Triage product or system issues and debug/track/resolve by analyzing the sources of issues and the impact on hardware, network, or service operations and quality.
• Design Autofocus and other computational photography/computer vision features related to depth map, tracking, saliency etc.
• Optimize Computer Vision (CV) and other computational intensive algorithms for commercialization.
• Work with cross-functional teams such as Hardware, Research and Tensor Processing Unit (TPU)/Chip design teams.
Full-time
Entry-level
12/5 Updated
Software Engineer II, Backend Diagnostic, Google Cloud
Google_美商科高國際有限公司
台北市信義區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor’s degree or equivalent practical experience.
• 1 years of experience with software development in one or more programming languages, or 1 year of experience with an advanced degree.
Preferred qualifications:
• Master's degree in Computer Science, or a related technical field.
• 2 years of experience with software engineering or related domains.
• Experience in building and maintaining large-scale production services.
• Experience in C++ and Go.
• Experience in SQL and dashboard tools.
• Familiarity with embedded system basics.
About the job
A line of code can be many things - an amazing feature, a beautiful UI, a transformative algorithm. The faster this line of code reaches millions of users, the sooner it impacts their lives. As a Software Engineer, Tools and Infrastructure, you will be at the heart of Google’s engineering process building software that empowers engineering teams to develop and deliver high quality products quickly. We are focused on solving the hardest, most interesting challenges of developing software at scale without sacrificing stability, quality, velocity or code health.
We ensure Google's success by partnering with engineering teams and developing scalable tools and infrastructure that help engineers develop, test, debug and release software quickly. We impact thousands of Googlers and billions of users by increasing the pace of product development and ensuring our products are thoroughly tested. We are advocates for code health, testability, maintainability and best practices for development and testing.
Having access to all of Google's platforms and vast compute resources provides a unique opportunity to grow as an engineer. We typically work in small, nimble teams that collaborate on common problems across products and focus areas. As a result, the exposure to this broad set of problems provides technical challenges as well as accelerated career growth.
Google Cloud accelerates every organization’s ability to digitally transform its business and industry. We deliver enterprise-grade solutions that leverage Google’s cutting-edge technology, and tools that help developers build more sustainably. Customers in more than 200 countries and territories turn to Google Cloud as their trusted partner to enable growth and solve their most critical business problems.
Responsibilities
• Develop tools and diagnostics in support of system health verification, performance characterization, ongoing reliability, system bring up, board functionality testing, etc.
• Develop software that executes in thousands of systems.
• Develop dashboards to analyze the results.
• Enable the testing and decision making on hardware and software design and deployment to help us build services to guard the health of all the Google Data Centers.
Full-time
Entry-level
12/5 Updated
Senior Financial Analyst, Technical Infrastructure (Mandarin, English)
Google_美商科高國際有限公司
台北市信義區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor's degree in Business, Finance, Economics, Statistics, or another quantitative field, or equivalent practical experience.
• 7 years of experience in financial planning and analysis (FP&A), consulting, or a related function, or an advanced degree.
• Experience with spreadsheet tools, core finance processes and financial modeling.
• Ability to communicate in Mandarin and English fluently to partner with local clients and region partners.
Preferred qualifications:
• Experience in developing strategies in fluid competitive environments, impeccable business judgment for resource allocation decisions to achieve the desired business outcome.
• Experience collaborating with international or distributed teams, demonstrating flexibility to accommodate varying time zones.
• Ability to work with data to produce analysis, influencing decision-making with numerical analysis and generating insights.
• Ability to take ownership, confidence to interact with all levels, set objectives, drive results, and be a team player.
• Excellent communication skills with the ability to work with various departments.
About the job
Financial Analysts ensure that Google makes sound financial decisions. As a Financial Analyst, your work, whether it's modeling business scenarios or tracking performance metrics, is used by our leaders to make strategic company decisions. While working on multiple projects at a time, you are focused on the details while finding creative ways to solve big picture challenges.
Technical Infrastructure (TI) is the foundation of Google - the global data centers, networks and integrating hardware and software that powers both our unique customer products and services and our internal operations. As a Financial Analyst and business partner to several of TI’s executive leadership team, you will manage major elements of FP&A support of this critical and complex business area. The multi-billion dollar scale of our annual investments and operations in our infrastructure requires strong financial leadership spanning planning, process and risk management, control, opportunity identification and analytics. You will have a strong track record of success operating as a leader and influencing complex businesses.
In this role, you will be an integral finance business partner to CSCO (Cloud Supply Chain Organization), directly supporting our machines supply chain. You will help to understand the growing costs required to support Google’s data centers. You will develop an in-depth understanding of the resources required to support a global supply chain supporting Google’s data centers, including equipment and tariffs. You will also partner with other Finance, Accounting, and Business/Product teams to ensure regulatory compliance, accurate reporting, and efficient data collection.
The name Google came from "googol," a mathematical term for the number 1 followed by 100 zeros. And nobody at Google loves big numbers like the Finance team when providing in depth analysis on all manner of strategic decisions across Google products. From developing forward-thinking analysis to generating management reports to scaling our automated financial processes, the Finance organization is an important partner and advisor to the business.
Responsibilities
• Partner with the Cloud Supply Chain Organization to build KPIs for business performance for Contract Manufacturers and provide cost analysis.
• Be the trusted advisor to business partners and provide feedback on new business initiatives, procurement programs, and contractual agreements.
• Lead cross-functional projects to identify opportunities to drive efficiency and define investment strategies to reduce cost and support non-linear scaling with optimization.
• Manage monthly, quarterly and annual financial processes, including annual planning and management reporting. Drive visibility into business insights.
• Partner closely with other Finance and Accounting teams to ensure Google’s accounting, compliance and other financial requirements are appropriately supported.
Full-time
Entry-level
12/5 Updated
DRAM PHY Designer, up to Sr. Staff (3081815)
Qualcomm Semiconductor Corporation_高通半導體有限公司
新竹市
5年以上
English Required
Salary negotiable
【本職缺優先審核至高通官網投遞人選】
【Talents who apply job through Qualcomm Career Website will be reviewed and considered as top priority】
Apply here: https://careers.qualcomm.com/careers/job/446715508111
【Job Overview】
The Qualcomm Memory System/Technology Team in Process & Package Solutions Group has an opening in the areas of custom DRAM design and architecture for memory-centric compute systems for data center, mobile, compute, and XR. The candidate will design circuits for the custom DRAM to improve system KPIs such as bandwidth, latency, power, thermal, and area efficiency. The candidate will work on solutions addressing manufacturability and repairability of the circuits. The candidate is expected to know the DRAM circuit design in the domains of DRAM bank circuits such as decoder, sense amplifier, datapath, and voltage generation circuits. The candidate should have familiarity with the bus and compute fabrics as well as advanced packaging and 3D integration. This position offers the opportunity to work across multiple organizations such as process and packaging team, AI and compute architects, memory controller team, global SoC team, and emulation team. Providing timely feedback and updating architecture and design trade-offs to the team is essential.
【Responsibilities】
• Architect, design, and implement high-speed PHY circuits
• Create layouts that optimize circuit placement, signal routing, and power delivery
• Develop robust power delivery to the PHY design
• Simulate signal integrity and SNR performance together with the package and board s-parameter model
• Simulate pre-layout and post-layout mixed-mode circuits under PVT corners
• Incorporate power management features to reduce energy consumption
• Use state-of-the-art design and simulation tools to simulate the circuit behavior and manufacturability readiness
• Develop behavioral, timing, and power models of the circuits to guide the architecture choices across AI, compute, and mobile workloads
• Floorplan PHY circuits under manufacturing constraints, testability, repairability, and high performance
Full-time
Manager/Director
English Required12/5 Updated
3D DRAM Architecture, up to Sr. Staff (3081821)
Qualcomm Semiconductor Corporation_高通半導體有限公司
新竹市
5年以上
English Required
Salary negotiable
【本職缺優先審核至高通官網投遞人選】
【Talents who apply job through Qualcomm Career Website will be reviewed and considered as top priority】
Apply here: https://careers.qualcomm.com/careers/job/446715508019
【Job Overview】
The Qualcomm Memory System/Technology Team in Process & Package Solutions Group has an opening in the areas of custom DRAM design and architecture for memory-centric compute systems for data center, mobile, compute, and XR. The candidate will design circuits for the custom DRAM to improve system KPIs such as bandwidth, latency, power, thermal, and area efficiency. The candidate will work on solutions addressing manufacturability and repairability of the circuits. The candidate is expected to know the DRAM circuit design in the domains of DRAM bank circuits such as decoder, sense amplifier, datapath, and voltage generation circuits. The candidate should have familiarity with the bus and compute fabrics as well as advanced packaging and 3D integration. This position offers the opportunity to work across multiple organizations such as process and packaging team, AI and compute architects, memory controller team, global SoC team, and emulation team. Providing timely feedback and updating architecture and design trade-offs to the team is essential.
【Responsibilities】
• Develop and optimize 3D DRAM bank organization and near-memory computing architectures to achieve high density, high TOPS/mm2, and high TOPS/W
•Develop and validate models for 3D DRAM performance, power, and yield as function of bank, TSV, and power distribution choices
•Develop novel fabrics for best/robust distribution of high-bandwidth data from 3D DRAM memory arrays to the near-memory computing units across various workloads for mobile, compute, and XR applications
•Develop power distribution topology that enable robust DRAM operation in the 3D stack
•Simulate and emulate system performance of 3D DRAM architecture choices across AI, compute, and mobile workloads
•Floorplan 3D DRAM chips and design memory array control structures under 3D integration manufacturing constraints, testability, repairability, and high performance
Full-time
Manager/Director
English Required12/5 Updated
DRAM Circuit Designer, up to Sr. Staff (3081820)
Qualcomm Semiconductor Corporation_高通半導體有限公司
新竹市
5年以上
English Required
Salary negotiable
【本職缺優先審核至高通官網投遞人選】
【Talents who apply job through Qualcomm Career Website will be reviewed and considered as top priority】
Apply here: https://careers.qualcomm.com/careers/job/446715508109
【Job Overview】
The Qualcomm Memory System/Technology Team in Process & Package Solutions Group has an opening in the areas of custom DRAM design and architecture for memory-centric compute systems for data center, mobile, compute, and XR. The candidate will design circuits for the custom DRAM to improve system KPIs such as bandwidth, latency, power, thermal, and area efficiency. The candidate will work on solutions addressing manufacturability and repairability of the circuits. The candidate is expected to know the DRAM circuit design in the domains of DRAM bank circuits such as decoder, sense amplifier, datapath, and voltage generation circuits. The candidate should have familiarity with the bus and compute fabrics as well as advanced packaging and 3D integration. This position offers the opportunity to work across multiple organizations such as process and packaging team, AI and compute architects, memory controller team, global SoC team, and emulation team. Providing timely feedback and updating architecture and design trade-offs to the team is essential.
【Responsibilities】
• Design and optimize memory core circuits for higher sense margin, improved array timing, area
• Develop and optimize DRAM circuits and timing control for performant, area, and energy efficient cell array
• Develop bank array placement strategies across various bank array, TSV, and power distribution choices
• Develop novel fabrics for best/robust distribution of high-bandwidth busses across the DRAM array, compute, and IO
• Create layouts that optimize circuit placement, signal routing, and power delivery
• Develop robust power delivery to the array design
• Use state-of-the-art design and simulation tools to simulate the circuit behavior and manufacturability readiness
• Develop behavioral, timing, and power models of the circuits to guide the architecture choices across AI, compute, and mobile workloads
• Floorplan DRAM circuits under manufacturing constraints, testability, repairability, and high performance
Full-time
Manager/Director
English Required12/5 Updated
DRAM Bus and PDN Designer, up to Sr. Staff (3081816)
Qualcomm Semiconductor Corporation_高通半導體有限公司
新竹市
5年以上
English Required
Salary negotiable
【本職缺優先審核至高通官網投遞人選】
【Talents who apply job through Qualcomm Career Website will be reviewed and considered as top priority】
Apply here: https://careers.qualcomm.com/careers/job/446715508110
【Job Overview】
The Qualcomm Memory System/Technology Team in Process & Package Solutions Group has an opening in the areas of custom DRAM design and architecture for memory-centric compute systems for data center, mobile, compute, and XR. The candidate will design bus circuits and power distribution network for the custom DRAM to improve system KPIs such as bandwidth, latency, power, and thermal. The candidate will work on solutions of high-speed and high-bandwidth bus design for advanced memory. The candidate should have familiarity with the bus and compute fabrics as well as advanced packaging and 3D integration. This position offers the opportunity to work across multiple organizations such as process and packaging team, AI and compute architects, memory controller team, global SoC team, and emulation team. Providing timely feedback and updating architecture and design trade-offs to the team is essential.
【Responsibilities】
-Develop and optimize circuits for high-bandwidth memory bus and PDN control, timing, and control
-Analyze and ensure the integrity of signals on the bus and PDN across PVT corners
-Develop and validate the bus behavior for various access protocols to meet throughput, latency, and energy specifications
-Develop novel fabrics for best/robust distribution of high-bandwidth busses and PDN across the DRAM array, compute, and IO
-Create layouts that optimize the bus and PDN placement for routability across the whole chip
-Use state-of-the-art design and simulation tools to simulate the bus behavior and manufacture readiness
-Develop behavioral, timing, and power models of the bus to guide the architecture choices across AI, compute, and mobile workloads
-Develop power modeling framework to build state-dependent power and determine PMIC requirements
-Floorplan 3D DRAM chips under 3D integration manufacturing constraints, testability, repairability, and high performance
Full-time
Manager/Director
English Required12/5 Updated
Senior Systems Engineer
Google_美商科高國際有限公司
新北市板橋區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or a related field, or equivalent practical experience.
• 4 years of experience with working in a camera hardware technical environment.
Preferred qualifications:
• Master's degree or PhD in Electrical Engineering, Computer Engineering, Physics, or a related field.
• Knowledge of the OIS technology stack, including Driver Integrated Circuit (IC), Firmware, Algorithms, Calibration, Validation.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.
Responsibilities
• Lead the development, integration, and tuning of Voice Coil Motor (VCM) systems (e.g., Optical Image Stabilization (OIS), Autofocus (AF, and Aperture) through modeling and systems engineering.
• Define design requirements, balance trade-offs in compact form factor, stabilization precision, and power efficiency.
• Diagnose and resolve failures across the actuator, firmware, and control system (e.g., thermal drift or focus shift).
• Develop end-to-end OIS quality metrics and set specifications related to factory capabilities to end-user quality.
• Collaborate with cross-functional teams (e.g., optics, firmware, signal processing) to maximize combined OIS/Electronic Image Stabilization (EIS) performance, ensuring manufacturability and documentation.
Full-time
Entry-level
12/5 Updated
Senior Firmware Engineer, Connectivity, Pixel Devices
Google_美商科高國際有限公司
新北市板橋區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor's degree in Computer Science, Electrical Engineering, Computer Engineering, a related technical field, or equivalent practical experience.
• 7 years of experience with software development in one or more programming languages (e.g., C/C++, Java, Rust).
Preferred qualifications:
• Experience with ranging technologies.
• Experience in integrating with android based host device.
• Experience in building and troubleshooting Bluetooth/Bluetooth Low Energy (BLE) based consumer devices.
About the job
Google's software engineers develop the next-generation technologies that change how billions of users connect, explore, and interact with information and one another. Our products need to handle information at massive scale, and extend well beyond web search. We're looking for engineers who bring fresh ideas from all areas, including information retrieval, distributed computing, large-scale system design, networking and data storage, security, artificial intelligence, natural language processing, UI design and mobile; the list goes on and is growing every day. As a software engineer, you will work on a specific project critical to Google’s needs with opportunities to switch teams and projects as you and our fast-paced business grow and evolve. We need our engineers to be versatile, display leadership qualities and be enthusiastic to take on new problems across the full-stack as we continue to push technology forward.
With your technical expertise you will manage project priorities, deadlines, and deliverables. You will design, develop, test, deploy, maintain, and enhance software solutions. Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.
Responsibilities
• Collaborate with software vendors and cross-functional teams on system integration tasks to achieve product solutions.
• Design and develop connectivity features/application reasoning to realize product User Experience (UX) using multiple protocols and technologies (e.g., Bluetooth, LEA, Fast Pair, Finder, Near-Field Communication (NFC) etc).
• Debug connectivity stack on devices and host devices including android to root-cause and fix issues during development.
• Collaborate with hardware teams on bring-up, hardware validation and hardware debug.
• Collaborate with agreement manufacturers to support factory flows and issues.
Full-time
Entry-level
12/5 Updated
Smart EV Charging - Firmware Engineer
御大倉股份有限公司
台北市南港區
經歷不拘
Salary negotiable
We believe that a culture built on respect and inclusion drives our success. We value our employees and recognize that diverse backgrounds, experiences, and perspectives make us stronger. By fostering mutual respect and celebrating all cultures, we create a workplace where everyone can thrive.
YuDaCang is looking for a Firmware Engineer to work on high power development in EV charging, energy storage, IoT, and more.
PREFERRED QUALIFICATIONS
·Experience in developing firmware in power electronics projects such as motor control/drives, AC/DC and DC/DC converters, etc.
·Knowledge of continuous time and discrete time control and its implementation in embedded environments
·Knowledge of scripting languages or any other high-level languages
·Knowledge of FPGA programming and ASIC development
·Experience in mobile app integration for data collection and visualization
Full-time
Entry-level
12/5 Updated
Sr.Staff Engineer-HVDC
御大倉股份有限公司
台北市南港區
經歷不拘
Salary negotiable
Core Engineering Responsibilities:
·Lead the design, implementation, and verification of HVDC Control and Protection systems, with a strong focus on engineering design—not just testing or validation
EMT modelling of HVDC systems, AC network equivalents, and renewable systems (wind parks, solar PV, etc.) in PSCAD
·Convert or model AC network equivalents in RSCAD and interface with control and protection hardware equipment to validate control and protection systems
·Contributing to major product cross-functional teams for both product development and customer supporting.
·Prototyping and producing requirements definitions for new application and solutions.
·Familiar with digital control with FPGA or MCU
·Extensive knowledge of AC/DC and high voltage DC/DC system level designs with experience in testing, tuning, debugging and device selection.
·3-6 years of experience in Control & Protection Design in HVDC projects
·Must be quick learner and flexible to work well under tight schedules in a fast-paced team environment.
Technical Leadership:
·Play a key role in engineering design reviews and provide technical leadership
Identify potential project risks and technical weaknesses, and propose safe, reliable, and compliant solutions
·Ensure project plans include all necessary activities and studies to meet customer and technical requirements
·Support the development of new strategies for control, protection, and sequencing (start-up/shutdown)
Education & Experience:
·Engineering degree or equivalent (including power systems and power electronics), or proven equivalent knowledge and experience in the HVDC business
·Demonstrated experience in HVDC control and protection system design, implementation, and verification (not just validation or commissioning)
Technical Skills:
·Strong understanding of functional characteristics and interactions between AC and HVDC systems
·Knowledge of HVDC control, protection, and sequencing strategies
Professional Skills:
·Excellent communication and client engagement skills
·Ability to respond to client questions and lead technical discussions
·Strong sense of urgency and ability to identify and manage technical risks
Work Style:
·Results-driven and adaptable
·Able to work to deadlines under pressure while maintaining safety, quality, and engineering integrity
·Flexible with working hours and willing to travel globally to support projects
Full-time
Entry-level
12/5 Updated
Supplier Quality Engineer, Power
Google_美商科高國際有限公司
台北市信義區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor’s degree in Electrical Engineering, Mechanical Engineering, Industrial Engineering, Power related field, or equivalent practical experience.
• 5 years of experience in the power technology and manufacturing process.
• Experience in statistical product quality control, process capability, reliability, failure analysis, and process improvement.
Preferred qualifications:
• Master's degree in Electrical Engineering, Mechanical Engineering, Industrial Engineering, or power related field, equivalent practical experience.
• Certifications in Quality (CQE, CQM, CRE, CQA, 6 Sigma).
• 7 years of experience in quality, reliability, or supplier quality management.
• Understanding of power supply technology.
• Ability to travel as needed.
About the job
Google's custom-designed machines make up one of the largest and most powerful computing infrastructures in the world. The Hardware Testing Engineering team ensures that this cutting-edge equipment is reliable. In the R&D lab, you design test equipment for prototypes of our machinery and develop the protocols used to scale these tests for the entire global team. Working closely with design engineers, you give input on designs to improve our hardware until you're sure it meets Google's standards of quality and reliability.
In this role, you work directly with supplier partners managing all aspects of power supplier quality. You collaborate with hardware designers, commodity managers, manufacturing engineers and drive supplier failure analysis. You establish true root causes, and drive systemic corrective actions with demonstrated preventative solutions. You extract and analyze data from supplier facilities, Google production lines, and the data centers to measure product performance and drive improvements
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
Responsibilities
• Oversee the supplier quality and reliability of power deliverables throughout the lifecycle. Drive cross-functional activities in the supply chain for overall NPI phases and Mass Production.
• Provide consultation to the design, manufacturing and commodity teams in qualification, and application of thermal technologies.
• Conduct quality and manufacturing process audits for current and potential suppliers.
• Define and ensure processes in place to provide the data required to manage quality and reliability. Share Parts Per Million (PPM) feedback from the fleet and drive Return Material Authorization (RMA), Corrective Action Requests (CAR), Root Cause and Corrective Action (RCCA) and Failure Analysis (FA).
• Establish quality programs and process controls for detection of issues and to ensure the quality is delivered (e.g., gauge RandR, Cpk's, 8D's). Utilize Design of Experiments (DOE’s), Failure Modes and Effects Analysis (FMEA).
Full-time
Entry-level
12/5 Updated
Senior Power System Engineer, Pixel Watch
Google_美商科高國際有限公司
新北市板橋區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor's degree in Electrical Engineering, a related field, or equivalent practical experience.
• 4 years of experience working in hardware power electronics.
• 4 years of experience in consumer electronics circuit design and power architecture, modeling, profiling, and optimization.
Preferred qualifications:
• Experience with wearable system architecture.
• Experience in hardware measurement equipment such as power analyzers, oscilloscopes, logic analyzers and software debug tools.
• Experience with Power Management Integrated Circuit (PMIC) or analog power circuit design and analysis.
• Experience with data analysis using tools (e.g., Python, MATLAB, R, JMP, Minitab).
• Experience with battery powered Android-based devices, using Android Debug Bridge (ADB) to interface a device and the power data available within the Linux filesystem.
• Knowledge of the power impact of different components in the system.
About the job
As a Power System Engineer at Google for Pixel Watch hardware, you will be at the forefront of developing new and innovative power architecture and technologies. You will collaborate with a team of Engineers to design, analyze, optimize, and implement board and system level power architecture. You will have an opportunity to work with many different domain experts in the world of power technologies. The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.
Responsibilities
• Define, drive, and own system power architecture design, modeling, profiling, and optimization for Pixel watch. Execute power tests and measurements in the lab.
• Influence vendors to deliver solutions to optimize power system electrical performance, cost, and design trade-offs.
• Collaborate with cross-functional teams to ensure successful power system design, integration, optimization, and validation.
• Troubleshoot complex system-level power and performance issues. Drive and execute root cause analysis and corrective actions.
• Drive innovative new technologies, applications, or product features. Partner with industry leaders to drive evaluation and adoption of the most compelling architecture and technologies.
Full-time
Entry-level
12/5 Updated
【年薪百萬_外商水務、水處理工程師】_Water Treatment Process Engineer_TCP_880
藝珂人事顧問股份有限公司
苗栗縣竹南鎮
經歷不拘
Salary negotiable
1. Technical Support & Customer Engagement
-Support the sales team by providing technical explanations, customer training, and on-site visits.
-Conduct product demonstrations, clarify system capabilities, and propose technical solutions based on customer needs.
-Handle customer inquiries, perform troubleshooting, and conduct root cause analysis for system issues.
2. Water Quality Testing & Analysis
-Perform water quality sampling, testing, and analysis in accordance with project or customer requirements.
-Prepare analysis reports covering COD, BOD, pH, SS, conductivity, turbidity, and other relevant water quality parameters.
-Evaluate water characteristics and recommend appropriate treatment methods or system adjustments.
3. Process Evaluation & System Support
-Assess customer processes and provide recommendations to improve efficiency, stability, or overall system performance.
-Assist with system commissioning, testing, and performance verification at customer sites.
-Collaborate with global engineering and R&D teams to communicate field issues and propose design or operational improvements.
4. Project Coordination & Technical Documentation
-Support planning and execution of water treatment–related projects, including scheduling, risk assessment, and technical deliverables.
-Prepare technical proposals, specifications, SOPs, and presentation materials for internal and customer use.
-Maintain detailed technical records, test reports, and troubleshooting logs.
Full-time
Entry-level
12/5 Updated
Imaging Hardware Engineer, Pixel Camera
Google_美商科高國際有限公司
新北市板橋區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or a related field, or equivalent practical experience.
• 2 years of experience with working in an image sensor, camera technology, or Image Signal Processor (ISP) environment.
• 2 years of experience in designing and testing camera hardware systems with image capture and analysis.
• 2 years of experience using MATLAB, Python, JMP for creating test scripts for data analysis/visualization and process automation.
Preferred qualifications:
• Experience with electrical engineering lab bench equipment (e.g., oscilloscope, power supply, signal generator, Vector Network Analyzers (VNA), TDR).
• Knowledge of electronic components, power supplies, high-speed signaling.
• Knowledge of I2C/I3C, SPI, MIPI C-PHY, D-PHY, and CSI-2 protocols.
About the job
In this role, you will contribute to ensure the quality and the ramp of camera systems and applications for consumer hardware. You will work with hardware and software teams to provide camera technology, and bring Google's imaging innovation to the world. You will drive the research and development of new hardware-centric imaging technologies, specifically relating to sensor selection and validation. The Google Pixel team focuses on designing and delivering the world's most helpful mobile experience. The team works on shaping the future of Pixel devices and services through some of the most advanced designs, techniques, products, and experiences in consumer electronics. This includes bringing together the best of Google’s artificial intelligence, software, and hardware to build global smartphones and create transformative experiences for users across the world.
Responsibilities
• Work on characterization and validation of image sensors at the camera module and system level.
• Execute experimental validation for the camera system and perform data analysis.
• Work on image analysis and simulation by processing code in Matlab or Python.
• Collaborate with cross-functional teams in camera modules, optics, calibration, and Image Signal Processor (ISP) to evaluate to resolve issues.
• Prototype new features for software bring-up and technology demonstration.
Full-time
Entry-level
12/5 Updated
Tensor SoC System Software Engineer, Silicon
Google_美商科高國際有限公司
新北市板橋區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor’s degree or equivalent practical experience.
• 5 years of experience with software development in one or more programming languages.
• 3 years of experience in Linux Kernel/device bring up or Android system development.
• Experience in hardware/software co-design.
Preferred qualifications:
• Master’s degree in Computer Science, Electrical Engineering, or a related technical field.
• Experience in system software development, with knowledge of the Linux kernel and Android platform.
• Experience in SoC (System on Chip) software development and the ability to work closely with hardware and understand the intricacies of hardware-software integration.
• Understanding of SoC Architecture.
• Understanding of android software and hardware architectures.
• Excellent problem-solving skills.
About the job
Google's software engineers develop the next-generation technologies that change how billions of users connect, explore, and interact with information and one another. Our products need to handle information at massive scale, and extend well beyond web search. We're looking for engineers who bring fresh ideas from all areas, including information retrieval, distributed computing, large-scale system design, networking and data storage, security, artificial intelligence, natural language processing, UI design and mobile; the list goes on and is growing every day. As a software engineer, you will work on a specific project critical to Google’s needs with opportunities to switch teams and projects as you and our fast-paced business grow and evolve. We need our engineers to be versatile, display leadership qualities and be enthusiastic to take on new problems across the full-stack as we continue to push technology forward.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
• Contribute to the design of new IPs for the Tensor SoC, implementing features across the vertical software stack.
• Develop, design, and optimize system software for our next-generation products. This includes integrating and enhancing the Linux kernel and Android platform.
• Collaborate with cross-functional teams to define system architecture, identify and troubleshoot system-level issues, and implement solutions that meet performance, quality, and timeline objectives.
Full-time
Entry-level
12/5 Updated
Senior Software Engineer, ChromeOS, On-Device Machine Learning
Google_美商科高國際有限公司
台北市信義區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor's degree or equivalent practical experience.
• 5 years of experience with software development in one or more programming languages (e.g., Python, C, C++).
• 5 years of experience testing, and launching software products.
• 3 years of experience leading technical project strategy, ML design, and working with industry-scale ML infrastructure (e.g., model deployment, model evaluation, data processing, debugging, fine tuning).
• 3 years of experience in performance analysis and optimization including GPU programming, mobile GPU, system architecture, performance modeling, benchmarking, machine learning infrastructure, or other similar experience.
Preferred qualifications:
• Experience with ML frameworks (e.g., PyTorch, JAX, TensorFlow).
• Experience leading and delivering ML projects focused on on-device deployment (Android, iOS, web browsers, or embedded devices).
• Experience with on-device ML SDKs/tooling (e.g., TensorFlow Lite).
• Knowledge of ML converters/compilers and run-times, and hardware-accelerated ML inference techniques.
• Understanding of Generative AI model architectures and their optimization for on-device execution.
• Passion for innovation and for driving progress in on-device ML.
About the job
Google's software engineers develop the next-generation technologies that change how billions of users connect, explore, and interact with information and one another. Our products need to handle information at massive scale, and extend well beyond web search. We're looking for engineers who bring fresh ideas from all areas, including information retrieval, distributed computing, large-scale system design, networking and data storage, security, artificial intelligence, natural language processing, UI design and mobile; the list goes on and is growing every day. As a software engineer, you will work on a specific project critical to Google’s needs with opportunities to switch teams and projects as you and our fast-paced business grow and evolve. We need our engineers to be versatile, display leadership qualities and be enthusiastic to take on new problems across the full-stack as we continue to push technology forward.
Our team focuses on model quality, outputs, compilation to achieve a wide range of capabilities on device, and work with other teams in the Laptops & Tablets On-Device Machine Learning (L&T ODML) to build APIs for building engaging user experiences on device.
In this role you will be responsible for learning the foundations of ML modeling, neural networks, transformers, Generative Artificial Intelligence (genAI), optimization techniques like quantization, model compilation and op fusing, fine-tuning techniques like prompt tuning, and how they tie into the inference software stack to run across the entire laptop and tablet fleet of Android devices.
ChromeOS delivers quality computing at scale to provide universal and unfettered access to information, entertainment, and tools. Our mission is to empower anyone to create and access information freely through fast, secure, simple, and intelligent computing.
Responsibilities
• Bringup ML and GenAI models onto various compute (CPU, GPU and NPUs) across suite of devices (laptops and tablets).
• Test and benchmark model performance and quality across varying sizes and constraints.
• Work on fine-tune training and model quality optimizations along with model compilation and training.
• Build inference graphs that can leverage on-device models.
• Collaborate with power and performance teams to optimize model power/compute usage and memory footprint.
Full-time
Entry-level
12/5 Updated
Product Design Engineering Program Manager, Pixel Watches
Google_美商科高國際有限公司
新北市板橋區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor's degree in a relevant field, or equivalent practical experience.
• 8 years of experience in program management.
• Experience with consumer electronics.
• Experience with product design engineering or mechanical engineering.
Preferred qualifications:
• Experience in consumer electronics and shipping high volume/high quality products.
• Ability to lead Technical teams, cross-functional groups, and vendors against plans.
• Ability to drive several tasks at once and ensure timely shipment of a product.
• Ability to travel as needed.
• Passion for improving processes and plans, with excellent knowledge of the product life-cycle, tools, processes, and operations planning.
• Excellent communication skills.
About the job
Google's projects, like our users, span the globe and require managers to keep the big picture in focus while being able to dive into the unique engineering challenges we face daily. As a Technical Program Manager at Google, you lead complex, multi-disciplinary engineering projects using your engineering expertise. You plan requirements with internal customers and usher projects through the entire project lifecycle. This includes managing project schedules, identifying risks and clearly communicating them to project stakeholders. You're equally at home explaining your team's analyses and recommendations to executives as you are discussing the technical trade-offs in product development with engineers.
Using your extensive technical and leadership expertise, you manage projects of various size and scope, identifying future opportunities, improving processes and driving the technical directions of your programs.
Responsibilities
• Define, drive, and own the overall mechanical and electro-mechanical component development process from concept to launch for new Google Hardware (HW) products.
• Interface between vendors and product engineering teams, setting and managing schedules and milestones. Balance schedule, cost, performance, and user experience trade-offs.
• Drive mechanical design reviews with cross functional teams and tool releases for all mechanical components in the product.
• Develop, maintain, and communicate key focus points and next steps with engineering, vendors, operations, quality, and management. Improve and maintain processes that ensure team members understand and execute on all objectives.
• Identify risks, develop mitigation strategies and facilitate conflict resolution. Drive failure analysis and triage for issues. Synthesize data into a clear story and communicate to stakeholders and organizations at all levels.
Full-time
Entry-level
12/5 Updated
Senior Software Engineer, Android Laptops and Tablets Display
Google_美商科高國際有限公司
台北市信義區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor’s degree or equivalent practical experience.
• 5 years of experience with software development in one or more programming languages.
• 3 years of experience testing, maintaining, or launching software products, and 1 year of experience with software design and architecture.
Preferred qualifications:
• Experience with graphics systems (like SurfaceFlinger or HWC), or other low-level OS services.
• Experience with the Android platforms.
• Experience writing and debugging in a low-level systems languages.
• Knowledge of OS concepts such as concurrency, memory management, and Inter-Process Communication (IPC).
• Ability to take ownership of problems, explore solutions, and drive projects forward.
About the job
Google's software engineers develop the next-generation technologies that change how billions of users connect, explore, and interact with information and one another. Our products need to handle information at massive scale, and extend well beyond web search. We're looking for engineers who bring fresh ideas from all areas, including information retrieval, distributed computing, large-scale system design, networking and data storage, security, artificial intelligence, natural language processing, UI design and mobile; the list goes on and is growing every day. As a software engineer, you will work on a specific project critical to Google’s needs with opportunities to switch teams and projects as you and our fast-paced business grow and evolve. We need our engineers to be versatile, display leadership qualities and be enthusiastic to take on new problems across the full-stack as we continue to push technology forward.
The Laptops and Tablets (L&T) Display team is responsible for delivering pixels to the screen on ChromeOS and Android powered laptops and tablets, defining display hardware requirements, digging into kernel drivers, defining new Display APIs, building system-level surface composition strategies, and working in the Android and Chrome frameworks to improve the operating systems for large form factors.
We have opportunities ranging from kernel driver code to surface management for UI. Team members generally find opportunities to develop specialization in one area, building expertise in their field. You will work in a collaborative and supportive environment surrounded by motivated engineers.
The team regularly partners with teams inside and outside of Google such as UI/UX, open source communities, and silicon manufacturers.
Android is Google’s mobile operating system powering more than 3 billion devices worldwide. Android is about bringing computing to everyone in the world. We believe computing is a super power for good, enabling access to information, economic opportunity, productivity, connectivity between friends and family and more. We think everyone in the world should have access to the best computing has to offer. We provide the platform for original equipment manufacturers (OEMs) and developers to build compelling computing devices (smartphones, tablets, TVs, wearables, etc) that run the best apps/services for everyone in the world.
Responsibilities
• Contribute changes to Android graphics stack (SurfaceFlinger, HWComposer).
• Work with engineers across the Android ecosystem to drive the platform forward.
• Build understanding and expertise of the composition/display/graphics field.
• Work with partners in the hardware ecosystem inside and outside of Google.
• Suggest and propose new work streams for the team.
Full-time
Entry-level
12/5 Updated
Senior Test Engineer, Pixel Software
Google_美商科高國際有限公司
新北市板橋區
經歷不拘
Salary negotiable
Minimum qualifications:
• Bachelor's degree or equivalent practical experience.
• 5 years of experience in coding, developing test methodologies, writing test plans, creating test cases, and debugging.
• Experience with system testing.
Preferred qualifications:
• 3 years of experience leading test teams in system testing and automation testing for embedded products.
• Experience in developing test automation, framework, and dashboards.
• Experience in performance, USB, battery management, power, or thermals on Android devices.
• Experience in applying AI/ML in test automation, triage, or data analytics.
• Ability in collaborating with cross-region and cross-functional teams to develop solutions.
About the job
At Google, our philosophy is build it, break it and then rebuild it better. That thinking is at the core of how we approach testing at Google. Unlike roles with similar names at the other companies, Test Engineers at Google aren't manual testers -- you write scripts to automate testing and create tools so developers can test their own code. As a Test Engineer, you navigate Google's massive codebase, identify weak spots and constantly design better and creative ways to break software and identify potential problems. You'll have a huge impact on the quality of Google's growing suite of products and services. In this team, you will have the opportunity to work with a team of engineers to develop test strategies, test automation, and drive product quality.
The Google Pixel team focuses on designing and delivering the world's most helpful mobile experience. The team works on shaping the future of Pixel devices and services through some of the most advanced designs, techniques, products, and experiences in consumer electronics. This includes bringing together the best of Google’s artificial intelligence, software, and hardware to build global smartphones and create transformative experiences for users across the world.
Responsibilities
• Build partnerships with stakeholders to drive the development of test strategies for next generation Pixel products and features.
• Deliver test metrics and quality signals to present an overall product quality signal to stakeholders and leadership teams.
• Identify, prototype, and lead efforts to improve test process, propose new quality metrics, and optimizations of test automation, including leveraging Machine Learning and AI capabilities.
• Lead efforts to implement existing and new test strategies into new projects and In-Market to support Pixel updates.
Full-time
Entry-level
12/5 Updated
哎呀!目前條件搜尋結果有點少
Search again
Search again



